

Software and Energy Aware Computation

John Gallagher, Roskilde U, DK


ENTRA

Kim G Larsen, Aalborg U, DK


SENSATION



Software & Resource Usage



Model-Based Analysis, Synthesis and Optimization of Energy-Aware Systems



Kim G. Larsen
Aalborg University, DENMARK



SENSATION


Self Energy-Supporting Autonomous Computation

FET Proactive: Minimising Energy
Consumption of Computing to the Limit
(MINECC)

Partners

SENSATION

- AAU: Aalborg University, Denmark
- RWTH: RWTH Aachen University, Germany
- ESI: Embedded Systems Institute, The Netherlands
- INRIA: Institut National de Recherche en Informatique et Automatique, France
- SAU: Saarbrücken University, Germany
- UT: University of Twente, The Netherlands
- GOM: GOMSpace, Denmark
- RS: Recore Systems, The Netherlands
- STM: STMicroelectronics, France



Main Objectives

SENSATION

1. To develop adequate **automata based modeling formalisms** to describe a wide range of energy-related systems, and tailored towards power-aware optimization.
2. To advance **quantitative model-checking** techniques and tools to allow for scalable model-based quantitative analysis of energy-aware models.


Main Objectives

SENSATION


3. To provide algorithmic and tool support for **automatic synthesis of energy-optimal adaptive** and dynamic **energy management strategies**.
4. To provide a **design exploration method** allowing to analyse the effect of design choices in terms of a trade-off between energy, performance and reliability.
5. To **experimentally demonstrate** the radically increased scale of systems being energy-wise selfsupporting ranging based on cases arising from **space missions, streaming applications** and **software-defined radios**.

- Increase by orders of magnitude the scope of computing systems and applications which are self-supporting from an energy perspective.
- To arrive at this we will build upon **sound modeling and composition concepts** and innovative **quantitative verification technologies**, allowing to optimize energy-efficiency with a trade-off of other resources (timing, memory).

Resource Analysis & Optimization



QUANTITATIVE Model Checking



System Description




Time



Cost



Probability



No!

Debugging Information

Yes

Prototypes
Executable Code
Test sequences

Requirement

$A \{ req \} A \} \text{ grant}$

$A \{ req \} A \}_{t < 30s} \text{ grant}$

$A \{ req \} A \}_{t < 30s, c < 5J} \text{ grant}$

$A \{ req \} A \}_{t < 30s, p > 0.90} \text{ grant}$



Model Checking





E Allen Emerson







Ed Clarke




Joseph Sifakis




Models



ALW(OFF) EVEN ON)



ALW(OFF) EVEN_{s<3, p>0.90} ON)





ALW(OFF) EVEN_{t<5, p>0.90} ON)





Models

Timed



ALW(OFF) EVEN_{t<5, p>0.90} ON)


Priced




ALW(OFF) EVEN_{E<0.9, p>0.90} ON)




Models



Hybrid



UPPAAL Tool Suit



Verification

CLASSIC

Cost Optimization

CORA

Synthesis

TIGA

Component

ECDAR

Testing

TRON

Performance Analysis

SMC

Optimal Synthesis

STRATEGO

The image displays several screenshots of the UPPAAL tool suite. The top-left window shows a state transition diagram for a 'Train' component with states like 'Safe', 'Appr', 'Cross', and 'Stop', and transitions labeled with actions like 'leave[id]', 'go[id]', and 'stop[id]'. The top-right window shows a grid of smaller state transition diagrams for multiple train instances (Train(0) to Train(5)) and a 'Gate' component. The middle-left window shows simulation results with a histogram and a cumulative probability curve. The bottom window shows a code editor with a query: `A[] forall (i : id_t) forall (j : id_t) Train(i).Cross && Train(j).Cross imply i == j`.



Contributors

@UPPsala

- Wang Yi
- Paul Pettersson
- John Håkansson
- Anders Hessel
- Pavel Krcal
- Leonid Mokrushin
- Shi Xiaochun



@AALborg

- Kim G Larsen
- Alexandre David
- Marius Mikucionis
- Gerd Behrman
- Arne Skou
- Brian Nielsen
- Jacob I. Rasmussen
- Thomas Chatain




@Elsewhere

- Emmanuel Fleury, Didier Lime, Johan Bengtsson, Fredrik Larsson, Kåre J Kristoffersen, Tobias Amnell, Thomas Hune, Oliver Möller, Elena Fersman, Carsten Weise, David Griffioen, Ansgar Fehnker, Frits Vandraager, Theo Ruys, Pedro D'Argenio, J-P Katoen, Jan Tretmans, Judi Romijn, Ed Brinksma, Martijn Hendriks, Klaus Havelund, Franck Cassez, Magnus Lindahl, Francois Laroussinie, Patricia Bouyer, Augusto Burgueno, H. Bowmann, D. Latella, M. Massink, G. Faconti, Kristina Lundqvist, Lars Asplund, Justin Pearson...



Origin of UPPAAL



TAU
CCS & Modal Transition Systems
Refinements
Modal Mu-Calculus
Explicit State Representation
Prolog

1995

UPPAAL
Timed Automata
TCTL
Zones
C++ & Java

2007

2013

EPSILON
TCCS
Timed Refinements
Timed Mu-Calculus
Regions
Prolog<

UP4ALL

CAV Award



Overview

- **Timed Automata** / UPPAAL
 - Verification
- **Priced Timed Automata** / UPPAAL CORA
 - Optimal Scheduling (multicore applications)
 - Optimal Infinite Scheduling
 - Multi objective optimization
- **Schedulability Analysis & Scheduling**
 - Single Core, Multi Core
 - Dynamic voltage Scheduling
 - Energy Automata
- **Stochastic Priced Timed Automata** / UPPAAL SMC
 - Statistical Model Checking
 - Low Power Medium Access Protocol
 - Stochastic Hybrid Automata
 - Energy-Aware Buildings
 - Battery-Aware Scheduling
- **Stochastic Priced Timed Games** / UPPAAL STRATEGO
 - Optimal & Safe Syntheses
 - Energy-Aware and Optimal Satellite Scheduling
- **Conclusion**



Overview


- **Timed Automata** / UPPAAL
 - Verification
- **Priced Timed Automata** / UPPAAL CORA
 - Optimal Scheduling (multicore applications)
 - Optimal Infinite Scheduling
 - Multi objective optimization
- **Schedulability Analysis & Scheduling**
 - Single Core, Multi Core
 - Dynamic voltage Scheduling
 - Energy Automata
- **Stochastic Priced Timed Automata** / UPPAAL SMC
 - Statistical Model Checking
 - Low Power Medium Access Protocol
 - Stochastic Hybrid Automata
 - Energy-Aware Buildings
 - Battery-Aware Scheduling
- **Stochastic Priced Timed Games** / UPPAAL STRATEGO
 - Optimal & Safe Syntheses
 - Energy-Aware and Optimal Satellite Scheduling
- **Conclusion**



Timed Automata




A Dumb Light Controller



Timed Automata


[Alur & Dill'89]



ADD a clock x



A Timed Automata (Semantics)



States:


(location , $x=v$) where $v \in \mathbf{R}$

Transitions:


(Off , $x=0$)
delay 4.32 \rightarrow (Off , $x=4.32$)
press? \rightarrow (Light , $x=0$)
delay 2.51 \rightarrow (Light , $x=2.51$)
press? \rightarrow (Bright , $x=2.51$)



Intelligent Light Controller



Intelligent Light Controller



Transitions:

	(Off , x=0)
delay 4.32	→ (Off , x=4.32)
press?	→ (Light , x=0)
delay 4.51	→ (Light , x=4.51)
press?	→ (Light , x=0)
delay 100	→ (Light , x=100)
τ	→ (Off , x=0)




Note:

(Light , x=0) delay 103 →

Invariants ensures progress




Intelligent Light Control





DEMO



Train Crossing




Train Crossing







Stop the train while it still stoppable!



Train Crossing




Train Crossing



Timed Automata [Train]

= Finite State Control
+ Real Valued Clocks



SEMANTICS

(Appr , $x=0$) $-5.2 \rightarrow$
(Appr , $x=5.2$) $-\text{stop?} \rightarrow$
(Stop , $x=5.2$)



DEMO



Logical Specifications

- **Validation Properties**
 - Possibly: $E \langle \rangle P$
- **Safety Properties**
 - Invariant: $A[] P$
 - Pos. Inv.: $E[] P$
- **Liveness Properties**
 - Eventually: $A \langle \rangle P$
 - Leadsto: $P \rightarrow Q$
- **Bounded Liveness**
 - Leads to within: $P \rightarrow_{.t} Q$

The expressions P and Q must be type safe, side effect free, and evaluate to a boolean.

Only references to integer variables, constants, clocks, and locations are allowed (and arrays of these).



THE "secret" of UPPAAL

The screenshot displays the UPPAAL simulator interface. The main window shows a simulation trace for a train gate system. The trace includes the following events:

- Train(1) (Safe, Cross, Stop, Stop, Stop, Stop, Occ)
- leave[1]: Train(1) → Gate[1]
- (Safe, Safe, Stop, Stop, Stop, Stop, Free)
- go[front()]: Gate → Train(5)
- (Safe, Safe, Stop, Stop, Stop, Start, Occ)
- appr[0]: Train(0) → Gate[0]

The simulation trace also shows the following constraints:

- Train(2).x - Train(1).x ∈ [7,20]
- Train(3).x - Train(5).x ∈ [-5,0]
- Train(4).x - time ≤ -33
- Train(4).x - Train(3).x ∈ [-20,0]
- Train(5).x - time ≤ -30
- Train(5).x - Train(0).x ∈ [17,40]
- Train(5).x - Train(4).x ∈ [0,20]

The state transition diagram shows the following states and transitions:

- Start (x ← 15)
- Stop (x = 0)
- Cross (x ← 5)
- Safe (x = 0)
- Free (x = 0)
- Occ (x = 0)


Transitions are labeled with actions and guards:

- Start → Cross: x ≥ 3, leave[1]!
- Start → Stop: x ≥ 7, x = 0
- Stop → Cross: x ≥ 3, leave[3]!
- Stop → Safe: x ≥ 10, x = 0
- Stop → Free: x ≥ 7, x = 0
- Free → Stop: go[front()]?, x = 0

The diagram also shows a list of variables: Gate list = {5,3,4,2,0,0,0}.









Zones – From Finite to Efficiency



Theorem

The number of regions is $n! \cdot 2^n \cdot \prod_{x \in C} (2c_x + 2)$.

Zones – Operations



Datastructures for Zones



- Difference Bounded Matrices (DBMs)

- Minimal Constraint Form

[RTSS97]

- Clock Difference Diagrams

[CAV99]



Overview




- **Timed Automata** / UPPAAL
 - Verification
- **Priced Timed Automata** / UPPAAL CORA
 - Optimal Scheduling (multicore applications)
 - Optimal Infinite Scheduling
 - Multi objective optimization
- **Schedulability Analysis & Scheduling**
 - Single Core, Multi Core
 - Dynamic voltage Scheduling
 - Energy Automata
- **Stochastic Priced Timed Automata** / UPPAAL SMC
 - Statistical Model Checking
 - Low Power Medium Access Protocol
 - Stochastic Hybrid Automata
 - Energy-Aware Buildings
 - Battery-Aware Scheduling
- **Stochastic Priced Timed Games** / UPPAAL STRATEGO
 - Optimal & Safe Syntheses
 - Energy-Aware and Optimal Satellite Scheduling
- **Conclusion**



Priced Timed Automata



Embedded Systems



Tasks:


Computation times
Deadlines
Dependencies
Arrival patterns
uncertainties

Scheduling Principles (OS)
EDF, FPS, RMS, DVS, ..

Resources

Execution platform
Energy, Memory
Networks
Drivers
uncertainties

Timing Analyses




- **Worst Case Analysis:** of execution time, energy, memory, etc. of an isolated task.
- **Schedulability analysis:** Verify no deadlines are violated in higher level system for given sched. principle
- **Scheduling:** Assign resources to tasks




Resources & Tasks

Resource




Synchronization

Task



Task Graph Scheduling - Example



Compute :

$$(D * (C * (A + B)) + ((A + B) + (C * D)))$$

using 2 processors

P1 (fast)


P2 (slow)



+	2ps
*	3ps




+	5ps
*	7ps



13 pico-sec !!



Task Graph Scheduling - Example



Compute :
 $(D * (C * (A + B)) + ((A + B) + (C * D)))$

using 2 processors

P1 (fast)


P2 (slow)



+	2ps
*	3ps




+	5ps
*	7ps






12 pico-sec
OPTIMAL !!




Task Graph Scheduling - Example



Compute :
 $(D * (C * (A + B))) + ((A + B) + (C * D))$



Task Graph Scheduling - Example



A

C

D

P2

E<> (Task1.End and ... and Task6.End)

time



Experimental Results

name	#tasks	#chains	# machines	optimal	TA
001	437	125	4	1178	1182
000	452	43	20	537	537
018	730	175	10	700	704
074	1007	66	12	891	894
021	1145	88	20	605	612
228	1187	293	8	1570	1574
071	1193	124	20	629	634
271	1348	127	12	1163	1164
237	1566	152	12	1340	1342
231	1664	101	16	t.o.	1137
235	1782	218	16	t.o.	1150
233	1980	207	19	1118	1121
294	2014	141	17	1257	1261
295	2168	965	18	1318	1322
292	2333	318	3	8009	8009
298	2399	303	10	2471	2473




Symbolic A*
Branch-&-Bound
60 sec

Abdeddaïm, Kerbaa, Maler



Task Graph Scheduling – Revisited



Compute :
 $(D * (C * (A + B)) + ((A + B) + (C * D)))$

using 2 processors

P1 (fast)

P2 (slow)



+	2ps
*	3ps


+	5ps
*	7ps

Idle	10W
In use	90W

Idle	20W
In use	30W

ENERGY:
10


20



Energy: 1.39 nano-joule !!



Task Graph Scheduling – Revisited



Compute :
 $(D * (C * (A + B)) + ((A + B) + (C * D)))$

using 2 processors

P1 (fast)

P2 (slow)




ENERGY:
10

+	2ps
*	3ps

+	5ps
*	7ps

Idle	10W
In use	90W

Idle	20W
In use	30W







Energy:
1.32 nano-joule
OPTIMAL !!



Task Graph Scheduling – Revisited


Compute :

$$(D * (C * (A + B)) + ((A + B) + (C * D)))$$



A simple example

Observer variable C :



$$(\ell_0, [0, 0]) \xrightarrow{1.9} 9.5 (\ell_0, [1.9, 1.9]) \rightarrow_0 (\ell_1, [1.9, 0]) \rightarrow_0$$

$$(\ell_2, [1.9, 0]) \xrightarrow{0.1} 0.1 (\ell_2, [2, 0.1]) \rightarrow_7 (\ell_4, [2, 0.1])$$

$$\sum C_i = 16.6$$


$$(\ell_0, [0, 0]) \xrightarrow{1.2} 6.0 (\ell_0, [1.2, 1.2]) \rightarrow_0 (\ell_1, [1.2, 0]) \rightarrow_0$$

$$(\ell_3, [1.2, 0]) \xrightarrow{0.8} 8.0 (\ell_3, [2, 0.8]) \rightarrow_1 (\ell_4, [2, 0.8])$$

$$\sum C_i = 15.0$$



A simple example




Q: What is cheapest cost for reaching l_4 ?

$$\inf_{0 \leq t \leq 2} \min\{5t + 10(2 - t) + 1, 5t + (2 - t) + 4\} = 9$$


→ **strategy:** leave immediately l_0 , go to l_3 , and wait there 2 t.u.





Priced Zones – Reset

[CAV01]



Symbolic Branch & Bound Algorithm

Cost := ∞

Passed := \emptyset

Waiting := $\{(l_0, Z_0)\}$

while Waiting $\neq \emptyset$ **do**

select (l, Z) from Waiting

if $l = l_g$ and $\text{minCost}(Z) < \text{Cost}$ **then**

 Cost := $\text{minCost}(Z)$

if $\text{minCost}(Z) + \text{Rem}_{(l,Z)} \geq \text{Cost}_{\text{lower}}$ **then**

if for all (l', Z') in Passed: $Z' \not\leq Z$ **then**

add (l, Z) to Passed

add all (l', Z') with $(l, Z) \rightarrow (l', Z')$

return Cost


$$Z' \leq Z$$

Z' is bigger & cheaper than Z


· is a well-quasi ordering which guarantees termination!




Example: Aircraft Landing




- E** earliest landing time
- T** target time
- L** latest time
- e** cost rate for being early
- I** cost rate for being late
- d** fixed cost for being late




Planes have to keep separation distance to avoid turbulences caused by preceding planes




Example: Aircraft Landing



- 4** earliest landing time
- 5** target time
- 9** latest time
- 3** cost rate for being early
- 1** cost rate for being late
- 2** fixed cost for being late



Planes have to keep separation distance to avoid turbulences caused by preceding planes



Aircraft Landing

Source of examples:
Baesley et al'2000

	problem instance	1	2	3	4	5	6	7
	number of planes	10	15	20	20	20	30	44
	number of types	2	2	2	2	2	4	2
1	optimal value	700	1480	820	2520	3100	24442	1550
	explored states	481	2149	920	5693	15069	122	662
	cputime (secs)	4.19	25.30	11.05	87.67	220.22	0.60	4.27
2	optimal value	90	210	60	640	650	554	0
	explored states	1218	1797	669	28821	47993	9035	92
	cputime (secs)	17.87	39.92	11.02	755.84	1085.08	123.72	1.06
3	optimal value	0	0	0	130	170	0	
	explored states	24	46	84	207715	189602	62	N/A
	cputime (secs)	0.36	0.70	1.71	14786.19	12461.47	0.68	
4	optimal value				0	0		
	explored states	N/A	N/A	N/A	65	64	N/A	N/A
	cputime (secs)				1.97	1.53		



Symbolic Branch & Bound Algorithm


```
Cost :=  $\infty$ 
Passed :=  $\emptyset$ 
Waiting :=  $\{(l_0, Z_0)\}$ 
while Waiting  $\neq \emptyset$  do
  select  $(l, Z)$  from Waiting
  if  $l = l_g$  and  $\text{minCost}(Z) < \text{Cost}$  then
    Cost :=  $\text{minCost}(Z)$ 
  if  $\text{minCost}(Z) + \text{Rem}_{(l, Z)} \geq \text{Cost}$  then break
  if for all  $(l', Z')$  in Passed:  $Z' \not\subseteq Z$  then
    add  $(l, Z)$  to Passed
    add all  $(l', Z')$  with  $(l, Z) \rightarrow (l', Z')$  to Waiting
return Cost
```

Zone based
Linear Programming
Problems
→(dualize)
Min Cost Flow



Optimal

Schedule



$$(l_0, [0, 0]) \xrightarrow{1.2} 6.0 (l_0, [1.2, 1.2]) \rightarrow 0 (l_1, [1.2, 0]) \rightarrow 0$$



$$(l_3, [1.2, 0]) \xrightarrow{0.8} 8.0 (l_3, [2, 0.8]) \rightarrow 1 (l_4, [2, 0.8])$$

$$\rightarrow 2.0 (l_0, [0, 0])$$

$$\sum_i C_i / \sum_i t_i = 17/2 = 8.5$$





Optimal Infinite Scheduling



Maximize throughput:
i.e. maximize **Reward** / Time in the long run!




Optimal Infinite Scheduling



Minimize Energy Consumption:
i.e. minimize **Cost** / Time in the long run



Optimal Infinite Scheduling




Maximize throughput:
i.e. maximize **Reward** / **Cost** in the long run



Mean Pay-Off Optimality

Bouyer, Brinksma, Larsen:
HSCC04, FMDS07



THM: The mean-pay off optimization problem is decidable
(and PSPACE-complete) for PTA.
Corner Point Abstract Sound & Complete


Optimal Schedule σ^* : $\text{val}(\sigma^*) = \inf_{\sigma} \text{val}(\sigma)$



Discount Optimality

$\lambda < 1$: discounting factor

Larsen, Fahrenberg:
INFINITY'08



Value of path σ : $\text{val}(\sigma) = \int_{t=0}^{t=\infty} c(t) \lambda^t dt$

Optimal Schedule σ^* : $\text{val}(\sigma^*) = \inf_{\sigma} \text{val}(\sigma)$



Soundness of Corner Point Abstraction

Lemma

Let Z be a (bounded, closed) zone and let f be a (well-defined) function over Z defined by:

$$f : (t_1, \dots, t_n) \mapsto \frac{a_1 t_1 + \dots + a_n t_n + a}{c_1 t_1 + \dots + c_n t_n + d}$$

then $\inf_Z f$ is obtained at a corner-point of Z (with integer coefficients).

Lemma

Let Z be a (bounded, closed) zone and let f be a function over Z defined by:

$$f : (t_1, \dots, t_n) \mapsto a_1 \lambda^{t_1} + \dots + a_n \lambda^{t_n} + a$$

then $\inf_Z f$ is obtained at a corner-point of Z (with integer coefficients).



Multiple Objective Scheduling

The image features several diagrams illustrating concepts in scheduling and automata:

- M1 and M2 State Transition Diagrams:** Two diagrams showing machines with an 'Idle' state. M1 has transitions labeled 'use1?' and 'done1'. M2 has a similar structure.
- Grid of Diagrams:** A row of four smaller diagrams below the main ones, showing various state transitions and cost functions.
- Pareto Frontier Graph:** A graph with a vertical green axis and a horizontal red axis labeled 'cost₁'. A blue curve, labeled 'Pareto Frontier', starts high on the green axis and curves down to the red axis, representing the trade-off between two objectives.

The **Pareto Frontier** for
Reachability in Multi Priced Timed Automata
is computable

[Larsen&Rasmussen: FoSSaCS05]




Overview

- **Timed Automata** / UPPAAL
 - Verification
- **Priced Timed Automata** / UPPAAL CORA
 - Optimal Scheduling (multicore applications)
 - Optimal Infinite Scheduling
 - Multi objective optimization
- **Schedulability Analysis & Scheduling**
 - Single Core, Multi Core
 - Dynamic voltage Scheduling
 - Energy Automata
- **Stochastic Priced Timed Automata** / UPPAAL SMC
 - Statistical Model Checking
 - Low Power Medium Access Protocol
 - Stochastic Hybrid Automata
 - Energy-Aware Buildings
 - Battery-Aware Scheduling
- **Stochastic Priced Timed Games** / UPPAAL STRATEGO
 - Optimal & Safe Syntheses
 - Energy-Aware and Optimal Satellite Scheduling
- **Conclusion**




Schedulability & Performance Analysis





Task Scheduling

utilization of CPU



$P(i)$, **UNI**[$E(i)$, $L(i)$], .. : period or earliest/latest arrival or .. for T_i
 $C(i)$, **UNI**[$BC(i)$, $WC(i)$] : execution time for T_i
 $D(i)$: deadline for T_i




Modeling Task



Modeling Scheduler



Modeling Queue




```
// Put an element at the end of the queue
void enqueue(id_t element)
{
    int tmp=0;
    list[len++] = element;
    if (len>0)
    {
        int i=len-1;
        while (i>1 && P[list[i]]>P[list[i-1]])
        {
            tmp = list[i-1];
            list[i-1] = list[i];
            list[i] = tmp;
            i--;
        }
    }
}
```

```
// Remove the front element of the queue
void dequeue()
{
    .....
}
```




Schedulability = Safety Property




A_{Apple} : (Task0.Error or Task1.Error or ...)

Schedulability Analysis




Schedulability Analysis




simulate 10000 [<=400]


```
{ Task0.Ready + 2*Task0.Running + 3*Task0.Blocked,
  Task1.Ready + 2*Task1.Running + 3*Task1.Blocked + 4,
  Task2.Ready + 2*Task2.Running + 3*Task2.Blocked + 8 - Task2.Error,
  Task3.Ready + 2*Task3.Running + 3*Task3.Blocked + 12 - Task3.Error
: 1 : (Task0.Error or Task1.Error)
```





Performance Analysis



sup : Task2.r, Task3.r





Performance Analysis




E[
E[
E[
E[

don
ax>



Herschel–Planck Scientific Mission at ESA



Attitude and Orbit Control Software
TERMA A/S Steen Ulrik Palm, Jan Storbank Pedersen, Poul Hougaard

- **Application software (ASW)**
 - built and tested by Terma:
 - does attitude and orbit control, tele-commanding, fault detection isolation and recovery.
- **Basic software (BSW)**
 - low level communication and scheduling periodic events.
- **Real-time operating system (RTEMS)**
 - Priority Ceiling for ASW,
 - Priority Inheritance for BSW
- **Hardware**
 - single processor, a few buses, sensors and actuators

Application Software (ASW)

Basic Software (BSW)

Hardware

Requirements:

Software tasks should be schedulable.

CPU utilization should not exceed 50% load



Modeling in UPPAAL

The screenshot displays the UPPAAL 4.1 Framework interface. On the left, there are simulation controls including a transition chooser with a list of transitions (0.0, 15.0, 30.0, 45.0, 60.0, 7) and a delay field set to 13.5. Below this are trace controls (First, 353.5, Last, Prev, Play, Next) and a speeder slider ranging from Slow to Fast. A simulation trace window shows the sequence of transitions: (-, starting, Idle, Idle, starting, starting, st, initialize: Scheduler --> Bkgnd_P, NominalE, (Running, Idle, Idle, Idle, Idle, Idle, Idle, I, enqueue: RTEMS_RTC --> Scheduler, (Schedule, Idle, Idle, Idle, Idle, Idle, Idle, . preempt[ctask]: Scheduler --> IdleTask, (Preempt, Idle, Idle, Idle, Idle, Idle, Idle, I).

The main area contains four state transition diagrams:

- Scheduler**: A state machine with states like initialize!, main(), Running, enqueue?, preempt[ctask], and schedule. Transitions include actions like `schedule[task]!`, `running[task]=1`, `release[CPU_R]?`, `enqueue?`, `taskqueue[0]>0 && cprio[task]<cprio[taskqueue[0]]`, `preempt[ctask]!`, `add[taskqueue,task]`, `running[task]=0`, `ctask=poll(taskqueue)`, `cprio[task]=cprio[taskqueue[0]]`, `Schedule`, and `taskqueue[0]=0`.
- Bkgnd_P**: A state machine with states like starting, Idle, Ready, and Error. Transitions include `idle?`, `x=250000`, `x<=250000`, `starting`, `x<=0`, `enqueue!`, `job[3]=200`, `job[3]=200 && WCRRT[33]<250000`, `release[CPU_R]!`, `WCRRT[33]=0`, `ready[3]=1`, `WCRRT[33]=0`, `ready[3]=0`, `job[33]>=250000`, `error=1`, and `job[33]<=200`.
- secondF_2**: A state machine with states like Idle, Blocked, Reschedule, WaitForCPU, WaitForOther, and Handle Pending TCWithBoth. Transitions include `ActivateSecondaryFunctions2?`, `WCRRT[32]=0`, `ready[32]=1`, `release[Job_R]?`, `blocked[32]=0`, `enqueue!`, `add[taskqueue,32]`, `release[CPU_R]!`, `blocked[32]=1`, `Reschedule`, `avail[Job_R]`, `schedule[32]?`, `WaitForCPU`, `lockCell[Job_R,32]`, `sub=0`, `Blocked2`, `sub==running[32]`, `running[32]&&avail[Other_SF2]`, `release[CPU_R]!`, `blocked[32]=0`, `enqueue!`, `add[taskqueue,32]`, `running[32]&&avail[Other_SF2]`, `lockCell[Other_SF2,32]`, `WaitForOther`, `sub=0`, `sub==running[32]`, `Handle Pending TCWithBoth`, `sub=9401`, `sub==running[32]`, `running[32]&&sub==9401`, `release[Other_SF2]!`, `sub==9401`, and `release[Other_SF2]!`.
- secondF_1**: A state machine with states like Idle, Blocked, Reschedule, WaitForCPU, and DetermineUnit Health. Transitions include `ActivateSecondaryFunctions1?`, `WCRRT[31]=0`, `ready[31]=1`, `job[31]=0`, `release[Sgm_R]?`, `blocked[31]=0`, `enqueue!`, `add[taskqueue,31]`, `release[CPU_R]!`, `blocked[31]=1`, `Reschedule`, `avail[Sgm_R]`, `schedule[31]?`, `lockCell[Sgm_R,31]`, `sub=0`, `DetermineUnit Health`, `sub=982`, `sub==running[31]`, `running[31]&&job[31]=200000 && WCRRT[31]<198000`, `release[CPU_R]!`, `WCRRT[31]=0`, `ready[31]=0`, `running[31]&&sub==1982`, `DetermineUnit Health`, `sub=1982`, `sub==running[31]`, `DetermineState`, `sub=251`, `sub==running[31]`, `running[31]&&sub==251 &&avail[Other_SF1]`, `release[CPU_R]!`, `blocked[31]=1`, `DetermineState`, `sub=251`, `sub==running[31]`, `release[Other_SF1]?`, `blocked[31]=0`, `enqueue!`, `add[taskqueue,31]`, `running[31]&&sub==251 &&`.



Gantt Chart 1. cycle




Fig. 11. Gantt chart of a schedule from the first cycle: green means ready, blue means running, cyan means suspended, red means blocked. R stand for resources: CPU_R=0, Icb_R=1, Sgm_R=2, PmReq_R=3, Other_RCS=4, Other_SF1=5, Other_SF2=6.



Blocking & WCRT

ID	Task	Specification			Blocking times			WCRT		
		Period	WCET	Deadline	Terma	UPPAAL	Diff	Terma	UPPAAL	Diff
1	RTEMS_RTC	10.000	0.013	1.000	0.035	0	0.035	0.050	0.013	0.037
2	AswSync_SyncPulseIsr	250.000	0.070	1.000	0.035	0	0.035	0.120	0.083	0.037
3	Hk_SamplerIsr	125.000	0.070	1.000	0.035	0	0.035	0.120	0.070	0.050
4	SwCyc_CycStartIsr	250.000	0.200	1.000	0.035	0	0.035	0.320	0.103	0.217
5	SwCyc_CycEndIsr	250.000	0.100	1.000	0.035	0	0.035	0.220	0.113	0.107
6	Rt1553_Isr	15.625	0.070	1.000	0.035	0	0.035	0.290	0.173	0.117
7	Bc1553_Isr	20.000	0.070	1.000	0.035	0	0.035	0.360	0.243	0.117
8	Spw_Isr	39.000	0.070	2.000	0.035	0	0.035	0.430	0.313	0.117
9	Obdh_Isr	250.000	0.070	2.000	0.035	0	0.035	0.500	0.383	0.117
10	RtSdb_P_1	15.625	0.150	15.625	3.650	0	3.650	4.330	0.533	3.797
11	RtSdb_P_2	125.000	0.400	15.625	3.650	0	3.650	4.870	0.933	3.937
12	RtSdb_P_3	250.000	0.170	15.625	3.650	0	3.650	5.110	1.103	4.007
14	FdirEvents	250.000	5.000	230.220	0.720	0	0.720	7.180	5.153	2.027
15	NominalEvents_1	250.000	0.720	230.220	0.720	0	0.720	7.900	5.873	2.027
16	MainCycle	250.000	0.400	230.220	0.720	0	0.720	8.370	6.273	2.097
17	HkSampler_P_2	125.000	0.500	62.500	3.650	0	3.650	11.960	5.380	6.580
18	HkSampler_P_1	250.000	6.000	62.500	3.650	0	3.650	18.460	11.615	6.845
19	Acb_P	250.000	6.000	50.000	3.650	0	3.650	24.680	6.473	18.207
20	IoCyc_P	250.000	3.000	50.000	3.650	0	3.650	27.820	9.473	18.347
21	PrimaryF	250.000	34.050	59.600	5.770	0.966	4.804	65.470	54.115	11.355
22	RCSControlF	250.000	4.070	239.600	12.120	0	12.120	76.040	53.994	22.046
23	Obt_P	1000.000	1.100	100.000	9.630	0	9.630	74.720	2.503	72.217
24	Hk_P	250.000	2.750	250.000	1.035	0	1.035	6.800	4.953	1.847
25	StsMon_P	250.000	3.300	125.000	16.070	0.822	15.248	85.050	17.863	67.187
26	TmGen_P	250.000	4.860	250.000	4.260	0	4.260	77.650	9.813	67.837
27	Sgm_P	250.000	4.020	250.000	1.040	0	1.040	18.680	14.796	3.884
28	TcRouter_P	250.000	0.500	250.000	1.035	0	1.035	19.310	11.896	7.414
29	Cmd_P	250.000	14.000	250.000	26.110	1.262	24.848	114.920	94.346	20.574
30	NominalEvents_2	250.000	1.780	230.220	12.480	0	12.480	102.760	65.177	37.583
31	SecondaryF_1	250.000	20.960	189.600	27.650	0	27.650	141.550	110.666	30.884
32	SecondaryF_2	250.000	39.690	230.220	48.450	0	48.450	204.050	154.556	49.494
33	Bkgnd_P	250.000	0.200	250.000	0.000	0	0.000	154.090	15.046	139.044



Marius Micusionis



TERMA Case Follow-Up

ISOLA 2012

limit	f=100%			f=95%			[f*WCET, WCET]
	states	mem	time	states	mem	time	
1	1300	51.2	1.47	485077	82.0	0.0	
2	2522	53.7	2.45	806914	82.0	0.0	
4	4981	54.5	4.62	1499700	82.0	0.0	
8							
16							
∞							

	f=90%			f=86%		
	states	mem	time, s	states	mem	time
1	1481162	124.1	4962.8	3348246	186.9	23986.5
2	2414679	139.7	7755.0	5253778	198.7	33299.2
4	4421630	138.3	13720.0	9231399	274.6	51176.6
8	9093562	156.5	31120.3	18240030	364.6	102932.4
16	17798572	176.0	60174.5	35432003	520.4	158816.7
∞	181869652	1682.2	530604.9			

1 Day

6 Days

error may be reachable




TERMA Case – Statistical MC

Limit cycles	f %	α	ε	Total traces, #	Error traces #	Error Probability	Earliest cycle	Error offset	Verification time
1	0	0.0100	0.005	105967	1928	0.018194	0	79600.0	1:58:06
1	50	0.0100	0.005	105967	753	0.007106	0	79600.0	2:00:52
1	60	0.0100	0.005	105967	13	0.000123	0	79778.3	2:01:18
1	62	0.0005	0.002	1036757	34	0.000033	0	79616.4	19:52:22
160	63	0.0100	0.05	1060	177	0.166981	0	81531.6	2:47:03
160	64	0.0100	0.05	1060	118	0.111321	1	79803.0	2:55:13
160	65	0.0500	0.05	738	57	0.077236	3	79648.0	2:06:55
160	66	0.0100	0.05	1060	60	0.056604	2	82504.0	2:62:44
160	67	0.0100	0.05	1060	26	0.024528	1	79789.0	2:64:20
160	68	0.0100	0.05	1060	3	0.002830	67	81000.0	2:67:08
640	69	0.0100	0.05	1060	8	0.007547	114	80000.0	12:23:00
640	70	0.0100	0.05	1060	3	0.002830	6	88070.0	12:30:49
1280	71	0.0100	0.05	1060	2	0.001887	458	80000.0	25:19:35




TERMA Case - Conclusion


Herschel simulation run with $f = 90\%$:



Herschel deadline violation with $f = 50\%$:



Multi-Processor




Handling realistic applications?

Smart phone:




JPEG Encoder




JPEG Decoder




GSM Decoder



MP3 Decoder



GSM Encoder




Jan Madsen
Aske Brekling
Michael R. Hansen/ DTU

[Application from Marcus Schmitz, TU Linköping]




Timed Automata for a task



Smart phone


JPEG Encoder




JPEG Decoder



GSM Decoder



MP3 Decoder




- Tasks: 114
- Deadlines: [0.02: 0.5] sec
- Execution: [52 : 266.687] cycles
- Platform:

6 processors, 25 MHz

1 bus


Verified in 10 min!



Energy and Scheduling ?

A non-experts understanding of CMOS

- Power consumption mainly by dynamic power



$$P_{\text{dynamic}} = C_L \cdot V_{\text{dd}}^2 \cdot f_{\text{clk}}$$

$$E_{\text{dynamic pr. cycle}} = C_L \cdot V_{\text{dd}}^2$$

- Supply voltage reduction \Rightarrow decreased frequency




We may miss deadlines

$$f_{\text{clk}} \sim V_{\text{dd}}^{(\alpha-1)} \quad ; \alpha > 1$$




Dynamic Voltage Scaling & Task Scheduling

FCFS




with/without preemption


Fixed Priority



Time Slice



EDF




CPU not always fully utilized !
We may occasionally/dynamically lower frequency/supply voltage !
Save Energy




Energy Optimal Scheduling

Using PTA



Energy Optimal Scheduling = Optimal Infinite Path




Value of path σ : $\text{val}(\sigma) = \lim_{n \rightarrow \infty} c_n / t_n$

Optimal Schedule σ^* : $\text{val}(\sigma^*) = \inf_{\sigma} \text{val}(\sigma)$




Approximate Optimal Schedule




$E[]$ (not (Task0.Error or Task1.Error or Task2.Error)
 and
 (cost \geq M imply time \geq N))
 =
 $E[] \phi(M, N)$


$$\sigma^2 [] \phi(M, N) \text{ imply } \text{val}(\sigma) \cdot M/N$$



Preliminary Results



Preliminary Results



Energy Automata




Managing Resources



Example

In some cases, **resources** can both be **consumed and regained**.

The aim is then to **keep the level of resources within given bounds**.



Consuming & Harvesting Energy





Maximize throughput
while respecting: $0 \cdot E \cdot MAX$



Energy Constrains

- Energy is not only consumed but may also be regained
- The aim is to **continuously** satisfy some energy constraints



lower-weak-upper-bound problem

Results (so far)

Untimed

	games	existential problem	universal problem
L	$\in UP \cap coUP$ P-h	$\in P$	$\in P$
L+W	$\in NP \cap coNP$ P-h	$\in P$	$\in P$
L+U	EXPTIME-c	$\in PSPACE$ NP-h	$\in P$

P Bouyer, U Fahrenberg, K Larsen, N Markey,... . Infinite runs in weighted timed automata with energy constraints. 2008.



One Weight Results

1 Clock	games	existential problem	universal problem
L	?	$\in P$	$\in P$
L+W	?	$\in P$	$\in P$
L+U	undecidable	decidable (flat)	?

1½ Clock	games	existential problem	universal problem
L	?	decidable	decidable
L+W	?	decidable	decidable


>3 Clocks	games	existential problem	universal problem
L	undecidable	undecidable	PSPACE-c
L+W	undecidable	undecidable	PSPACE-c

P Bouyer, U Fahrenberg, K Larsen, N Markey,... . Infinite runs in weighted timed automata with energy constraints. 2008.
 P. Bouyer, U. Fahrenberg, K. G. Larsen, N. Markey: Timed automata with observers under energy constraints. HSCC 2010
 P. Bouyer, K. G. Larsen, and N. Markey. Lower-bound constrained runs in weighted timed automata. QEST 2012



Recharge Automata


Max Capacity 45



r : recharge to **45**

c : clock

Consumption rate




Run

Daniel Ejsing-Duun, Lisa Fontani: Infinite Runs in Recharge Automata, MSc Thesis 2013





Recharge Automata

Snippet



Energy Functions




THM [FED12]

Infinite run problem is in NP in general
P for "flat" RAs.

Do recharge as late as possible -
Delay in cheapest locations.

Run



Daniel Ejsing-Duun, Lisa Fontani: Infinite Runs in Recharge Automata, MSc Thesis 2013

